Reg. No.


## Question Paper Code : X10348

## B.E./B.Tech. DEGREE EXAMINATIONS NOVEMBER/ DECEMBER 2020 AND APRIL / MAY 2021

Sixth /Seventh Semester
Electronics and Communication Engineering
EC8095- VLSI DESIGN
(Common to: Electronics and Telecommunication Engineering/ Electrical and Electronics Engineering/ Electronics and Instrumentation Engineering)
(Regulations 2017)
Time: 3 Hours
Answer ALL Questions
Max. Marks 100

## $\underline{\text { PART- A ( } 10 \times 2=20 \mathrm{Marks})}$

1. Sketch a complementary CMOS gate computing $\mathrm{Y}=(\mathrm{AB}+\mathrm{BC})^{\prime}$.
2. What is body effect?
3. What is the logical effort for two input NOR gate? (Assume the required values)
4. What is the use of transmission gates?
5. List the timing classification of Digital system.
6. Differentiate latches and flip-flops.
7. Draw the dot diagram for Wallace tree multiplier.
8. List the categories of memory arrays.
9. What is the significance of field programmable gate arrays?
10. Identify the ways to optimize the manufacturability, to increase yield.

## $\underline{\text { PART- B ( } 5 \times 13=65 \text { Marks) }}$

11. a) i) Differentiate static and dynamic latches and registers.
ii) Obtain the first-order model relating the current and voltage for an nMOS transistor in three regions of MOS operation.

OR
b) i) Explain the DC transfer characteristics of CMOS inverter.
ii) Estimate the delay of CMOS logic gates as the RC product of the effective 7 driver resistance and the load capacitance.
12. a) Sketch a combinational function $Y=(A(B+C+D)+$ E.F.G)' using

$$
\begin{array}{llc} 
& \text { i. Pseudo-nMOS logic } & \mathbf{4} \\
& \text { ii. Domino logic } & \mathbf{4} \\
& \text { iii. } \quad \text { Cascode voltage switch logic. } & \mathbf{5} \\
\text { b) } & \begin{array}{l}
\text { Explain the pass transistor logic and show how complementary pass } \\
\text { transistor logic and double pass transistor logic are applied for 2:1 }
\end{array} & \mathbf{1 3} \\
\text { multiplexer. }
\end{array}
$$

13. a) i. Illustrate the circuit designs for basic latches, then build the flip-flops and pulsed latches.
ii. Design the pulse registers suitable for sequential CMOS circuits.

OR
b) i) Describe the concept of pipelining in sequential circuits with a suitable example.
ii) Sketch and explain the Monostable sequential circuits based on CMOS logic.
14. a) i) Explain the carry-propagate adder and show how the generation and propagation signals are framed.
ii) List the several commonly used shifters. Design the shifter that can perform all the commonly used shifters.

## OR

b) Illustrate the building blocks of Memory architectures and memory peripheral circuitry adapted to operate for non-volatile memory.
15. a) i) Show how routing is performed in FPGA interconnect. 6
ii) Illustrate the basic building block architectures of FPGA.

## OR

b) Explain the three main approaches commonly used for design for testability (DFT).

## $\underline{\text { PART- C }(1 \times 15=15 \text { Marks })}$

16. a) i) Differentiate static and dynamic power in CMOS circuits. $\quad 7$
ii) Sketch the $4: 1$ multiplexer using transmission gates.

OR
b) Generate the partial products using radix-4 booth encoded multiplier to 15 compute $01110_{2} \times 01101_{2}$. For the same multiplier apply radix- 8 booth encoding and justify the advantages between radix -4 and radix- 8 booth multiplier.

